AST(RON

IBM. Ö

SKA, DOME & ASTRON project - µServer

Ronald P. Luijten – Data Motion Architect lui@zurich.ibm.com

IBM Research - Zurich

16 July 2015



DISCLAIMER: This presentation is entirely Ronald's view and not necessarily that of IBM.




Ronald P. Luijten – Data Motion Architect lui@zurich.ibm.com

IBM Research - Zurich

16 July 2015



DISCLAIMER: This presentation is entirely Ronald's view and not necessarily that of IBM.




DOME:

- ppp Astron, IBM, Dutch gvt
- 20MEur funding over 5 years
- Started feb 2012



IBM. Ö


SKA (Square Kilometer Array) to measure Big Bang




Picture source: NZZ march 2014



IBM. Ö



 \rightarrow multiple breakthroughs needed



DOME µServer Motivation & Objectives

-Create the worlds highest density 64 bit μ -server drawer

- -Useful to evaluate both SKA radio-astronomy and IBM future business
- -Platform for Business Analytics appliance pre-product research
- -High energy efficiency / very low cost
- -Commodity components, HW + SW standards based
- -Leverage 'free computing' paradigm
- -Enhance with 'Value Add': packaging, system integration, ...
- -Density and speed of light

•Most efficient cooling using IBM technology (ref: SuperMUC June 2012 TOP500 machine)

•Must be true 64 bit to enable business applications

•Must run server class OS (SLES11 or RHEL6, or equivalent)

–Precluded ARM (64-bit Silicon was not available)
–PPC64 is available in SoC from FSL since 2011
–(no \$\$\$ to build a new SoC…)

•This is the DOME project capability demonstrator – not a product






Definition

μServer:


The integration of an entire server node motherboard^{*} into a *single microchip* except DRAM, Nor-boot flash and power conversion logic.



Definition

μServer:


The integration of an entire server node motherboard^{*} into a *single microchip* except DRAM, Nor-boot flash and power conversion logic.



T4240 Chip Overview

12 core – fully dual threaded 1.8 GHz ppc64 (e6500) 12 DP-FPU; 12 128b Altivec 3 DDR3 channels at 1.86GT/s 3x 0.5MB L3 cache 4x 10GbE + 2x SATA PCIe 3.0 HW packet acceleration RegEx Pattern Match acc. Crypto acceleration

28nm TSMC Bulk CMOS 239mm² - ~1.7B transistors 111Mbit SRAM, 6M FF



7 Power states (2 power gating)

T4240 Chip Overview


This is **NOT** the ideal part

However, a very good one


Built for Embedded market

Impressive power management features


Not great for HPC: not enough DP-FP units No DDR prefetching




DOME compute node board diagram



DOME compute node board diagram



DOME Compute node board form factor




Planned System: 2U rack unit



- Expected 2U unit total power: ~ 6kW
- Integrated mains power converter to 12V distribution: 12V / 500A
- Each compute node has own 12V / 40W converter
- Common Power Converter boards for all other supplies
- High radix 10GbE / 40GbE switch boards (under construction)
- Connects to Mains, Rack level Water, 32x 40Gbps Ethernet
- Hot-water cooled for efficiency and density

Planned network for 128 nodes with 40G external links



- 32 external 40G ports using Ethernet switches
- 1280 Gbps external BW

Performance Measurement Results

CPU	Freescale T4240 12 cores; 24 thr. 28nm Bulk	Intel Xeon E3-1230L v3 4 cores; 8 threads 22nm FinFet
CPU2006 Benchmark Test Environment	System: T4240RDB-PBSystem: Supermicro X10SAE1.666 GHz core clock,1.8 GHz core clock; Turbo disabled1.866 GT/s 6GB DRAM, 3 channels1.666 GT/s 8 GB DRAM, 2 channelsFedora 20, Kernel 3.12.19Fedora 19, Kernel 3.13.9GCC 4.7.2GCC 4.8.2gcc options: -O3 -mcpu=powerpc64gcc options: -O3 -march=native -mtu	
CINT-base – 1 thread	6.86	20.7
CINT-base – all threads	109.34 (24 threads)	77.6 (8 threads)
Coremark - all threads	188K (24 threads)	65K (8 threads)

Performance Measurement Results

CPU	Freescale T4240 12 cores; 24 thr. 28nm Bulk	Intel Xeon E3-1230L v3 4 cores; 8 threads 22nm FinFet
CPU2006 Benchmark Test Environment	System: T4240RDB-PB 1.666 GHz core clock, 1.866 GT/s 6GB DRAM, 3 channels Fedora 20, Kernel 3.12.19 GCC 4.7.2 gcc options: -O3 -mcpu=powerpc64	System: Supermicro X10SAE 1.8 GHz core clock; Turbo disabled 1.666 GT/s 8 GB DRAM, 2 channels Fedora 19, Kernel 3.13.9 GCC 4.8.2 gcc options: -O3 -march=native -mtune=native
CINT-base – 1 thread	6.86	20.7
CINT-base – all threads	109.34 (24 threads)	77.6 (8 threads)
Coremark - all threads	188K (24 threads)	65K (8 threads)


40% more performance @ 70% of node level energy consumption \rightarrow 2x more operations per Watt

Performance Measurement Results

CPU	Freescale T4240 12 cores; 24 thr. 28nm Bulk	Intel Xeon E3-1230L v3 4 cores; 8 threads 22nm
CPU2006 Benchmark Test Environment	System: T4240RDB-PB 1.666 GHz core clock, 1.866 GT/s 6GB DRAM, 3 channele Fedora 20, Kernel 3.1014 GCC 4.7.2 gcc options CB -mode=powerpc64 6.86	System: Supervice X10SAE 1 Sol-France clock; Turbo disabled 1.616 G I/s 8 GB DRAM, 2 channels Fedora 19, Kernel 3.13.9 GCC 4.8.2 gcc opticate-O3 manuenative -mtune=native 20.7
CINT-base – all threads		77.6 (8 threads)
Coremark - all threads	188K (24 threads)	65K (8 threads)

40% more performance @ 70% of node level energy consumption \rightarrow 2x more operations per Watt

Comparison



Ronald P. Luijten – BDEC @ ISC15 - 16Jul15

Power Measurement Results

current measurements at 12V ir	nput o [.]	t power c	onver	ters, T42	240 tem	p < 65C	
voltage domain current measured @ 12V input		1V81/0		DRAM		1V0 core	
PSOC only power		0.0408	74	0.888	0.0008	0.0096	0.9384
T4240 power on, kept in reset		0.9	152	1.824	0.32	3.84	6.564
u-boot prompt (idle)		0.9312	350	4.2	1.48	17.76	22.8912
Linux prompt, idle system		0.9312	315	3.78	1.58	18.96	23.6712
BW_MEM 512M, 24 thr		0.9276	450	5.4	1.65	19.8	26.1276
stream, 24 thread		0.9276	470	5.64	1.65	19.8	26.3676
BW_MEM 512, 24 thr		0.9324	320	3.84	2.53	30.36	35.1324
idle at XCFE desktop		0.9324	320	3.84	1.6	19.2	23.9724
SpecInt PerlBench, 24 thr		0.9336	400	4.8	2.63	31.56	37.2936
SpecInt PerlBench, 12 thr		0.936	355	4.26	2.2	26.4	31.596
SpecInt gcc, 12 thr		0.936	416	4.992	1.7	20.4	26.328


Remarks

New **Big-Data** Metric: Memory BW density →use raw memory BW available at SoC or CPU →divide by volume of entire enclosure, incl. HDD, PCI slots

DOME 128node 2U rack unit: **159GB/s/Liter** (peak) P8 server S822L (dual socket): **13.9GB/s/Liter** (peak)

- New era perfect storm and Innovators Dilemma
- µServer is all about SoC and packaging
- This is a serendipitous data point

LIVE DEMO



We demonstrate a single node running:


- Fedora 20
- XFCE Desktop
- Stream
- CPMD
- And... live 1V domain current measurement

compute node

mini BaseBoard

Showing a revision-1 board T4240ZMS compute server:

- Larger than DOME form factor, same netlist
- All components on top side (save bring-up time and expense)
- Air-cooled for single node operation



Status and Plans

Until YE 2015

2016 a new compute node

Beyond 2016

H2020 proposals

•1. Please provide a brief overview of the activities at your Institution that address the technical challenges in hardware and software architecture. These efforts can be in traditional scientific HPC, or in the area of "Big Data" and Data Analytics. You have an opportunity to highlight unique perspectives you can bring to the workshop as representatives of the broader International community.

•Analytics, HPC (alg; codes; arch), Accelerators, Security

2. A key goal of the BDEC workshop is to systematically map the opportunities for Big Data synergy with Extreme-Scale HPC. In recent decades, the HPC community has used HPC systems that were created from the integration of commodity computing components that were largely designed and developed for the much larger desktop and server markets. Moving forward, in an analogous manner it is very likely that future HPC systems will be created from the integration of commodity computing components that were originally designed for the much larger Big Data markets. Do you agree with this statement and from your perspective are there other synergies that can be leveraged?

•uServer is using embedded market commodity SoC – example of other leveraged synergy

What are your priorities for international cooperation in designing and developing hardware and software architectures for both Big Data and Extreme-scale Computing? From the perspective of your Institution, do you have examples of successful cooperation or collaboration? Examples can be cited as workshops you hosted, successful open source technology collaborations, visiting researcher positions, joint papers, etc.
 Successful collaboration with ASTRON, influencing SKA. Great collab with FSL. DOME USER PLATFORM Have developed low cost – high performance data aggregator to feed IoT data into HPC – opportunity here!

4. In what areas could you benefit from contributions provided by other institutions including industry vendors, academia, and government organizations? Whether open source or proprietary, what would you seek in the way of hardware and software components and tools, experimental results and findings, or driver computational challenges from the world-wide HPC and big data community to further your own goals in these emerging cooperative fields?

•The insights in this project (it's the system design, stupid) tell us what SoC our community should build... Looking for 100M\$ to build better SoC – I have ideas....

Links

SKA: <u>http://www.skatelescope.org</u> DOME: <u>http://www.dome-exascale.nl</u> µServer: <u>http://www.zurich.ibm.com/microserver</u> T4240 system: <u>http://swissdutch.ch:6999</u> Wikipedia: <u>https://en.wikipedia.org/wiki/Microserver</u> Twitter: <u>https://twitter.com/ronaldgadget</u>

Videos:

Impossible µServer: <u>http://t.co/4vEkEVEazO</u> Innovators Dilemma: <u>http://youtu.be/imweQe8NgnI</u> DOME T4240 Fedora: <u>http://youtu.be/D6da5DqcyQk</u>



"Energy-Efficient Microserver Based on a 12-Core 1.8GHz 188K-CoreMark 28nm Bulk CMOS 64b SoC for Big-Data Applications with 159GB/s/L Memory Bandwidth System Density", R.Luijten et al., ISSCC15, San Francisco, Feb 2015

"The DOME embedded 64 bit microserver demonstrator", R. Luijten and A. Doering, ICICDT 2013, Pavia, Italy, May 2013

"Quantitative Analysis of the Berkeley Dwarfs' Parallelism and Data Movement Properties", Victoria Caparros Cabezas, Phillip Stanley-Marbell, ACM CF 2011, May 2011

"Performance, Power, and Thermal Analysis of Low-Power Processors for Scale-Out Systems", Phillip Stanley-Marbell, Victoria Caparros Cabezas, IEEE HPPAC 2011, May 2011

"Pinned to the Walls—Impact of Packaging and Application Properties on the Memory and Power Walls", Phillip Stanley-Marbell, Victoria Caparros Cabezas, Ronald P. Luijten, IEEE ISLPED 2011, Aug 2011.

Acknowledgements

This work is the results of many *people*

- Peter v. Ackeren, FSL
- Ed Swarthout, FSL Austin
- Dac Pham, FSL Austin
- Yvonne Chan, IBM Toronto
- Andreas Doering, IBM ZRL
- Alessandro Curioni, IBM ZRL
- Stephan Paredes, IBM ZRL
- Matteo Cossale, IBM ZRL
- James Nigel, FSL
- Boris Bialek, IBM Toronto
- Marco de Vos, Astron NL
- Vipin Patel, IBM Fishkill
- And many more remain unnamed....





Companies: FSL Austin, Belgium & Germany; IBM worldwide; Transfer - NL



PS. I like lightweight things µServer website: www.swissdutch.ch

Ronald P. Luijten - BDEC @ ISC15 - 16Jul15