Runtime Aware Architectures

Prof. Mateo Valero Director of BSC





Decoupled from the software stack

Programs "decoupled" from hardware

Applications

ISA













Simple interface Sequential program

ILP





Power to the Runtime

- (Efficient usage of the underlying hardware
- (Tailored for future technologies

(The runtime **drives** the hardware design

Applications

PM: High-level, clean, abstract interface

Runtime

SA / AP





BDEC Barcelona, January 2015

Task-based PM annotated with data dependencies

Task Dependency
Graph built at runtime

Dynamic scheduling

"Reuse" architectural ideas under new constraints



Core Core Core

ntro Nacional de Supercomputaciór

Runtime Aware Architectures Challenges

- Re-design memory hierarchy
 - Hybrid (cache + local memory)
 - Non-volatile memory, 3D stacking
 - Simplified coherence protocols, non-coherent islands of cores
- Exploitation of data locality:
 - Reuse, prefetching, in-memory computation

- Heterogeneity of tasks and Hardware
 - Critical path exploitation
- II Accelerators
 - Numerical, data bases, proteomics, big data

Memory Wall

Program. Wall

- Efficient data movement
 - Overlap communication and computation
 - Latency aware interconnection network

Power Wall

Resilience

Wall

- M Hardware acceleration of the runtime system
 - Task dependency graph management
- Load balancing and scheduling
 - Asynchrony and critical path exploitation

- Task-based check-pointing
- Algorithmic-based fault tolerance







Conclusions

- (1 The design of future multicore/parallel systems has to dramatically change
 - Hardware-Software co-design
- (Runtime has to drive the design of future multicores
- Runtime Aware Architectures will allow
 - Efficient management of parallelism and energy
 - Improve memory management and reduce data movements
 - Increase reliability
- (Ensure continued performance improvements, once more Riding on Moore's Law (RoMoL)



